Wireless communication standards keep evolving so that the requirement for high data rate operation can 4 be fulfilled. This leads to the efforts in designing high linearity and low power consumption radio frequency power 5 amplifier (RFPA) to support high data rate signal transmission and preserving battery life. The percentage of the DC 6 power of the transceiver utilized by the PA depends on the efficiency of the PA, user data rate, propagation conditions, 7 signal modulations, and communication protocols. For example, the PA of a WLAN transceiver consumes 49% of the 8 overall efficiency from the transmitter. Hence, operating the PA with minimum power consumption without trading-9
mode PAs. The typical current mode PAs are Class A, B, AB, and C. Other than that, Class D, E, and F serves 10 to be switch mode PAs. The efficiency for PA is defined as the ratio between RF output power transmitted to 11 the DC power used by the PA. Drain efficiency and power added efficiency (PAE) are the parameters utilized 12 to evaluate its efficiency. Drain efficiency and PAE is as given in (1) and (2) respectively. 13 η(%) = P out P dc (100) (1)
where P out represents the RF power transmitted, P in is the RF input power supplied, and P dc is the DC power 14 consumed by the PA. 15 Several efficiency enhancement techniques have been implemented recently as a method to further ame- 16 liorate the efficiency performance of the CMOS PA for the given classes. This review is organized as follows.
17
Section 2 reviews the efficiency in various fundamental classes of CMOS PAs that frequently implemented in The time period that a Class AB PA operates in saturation region is in between Class A and Class B where 23 the drain current conduction angle is between 180 • and 360 • . Therefore, class AB has characteristics of hybrid 24 Class A and Class B. During weak input signal, Class AB PA works in Class A mode, alternately, significant 25 increment in the input signal shall drive the PA to operate in Class B mode. Figure 1 depicts the common 26 structure of CMOS Class AB PA. L2 and C3 are the parallel resonant circuit that resonates at operating 27 frequency. When Class AB PA is in operation, the drain current IDD is given as:
where I o is the amplitude of the output AC current and θ is the half conduction angle. 29 The I DD amplitude at fundamental frequency is: The transmitted output power for Class AB PA is given by:
The DC power consumed for Class AB PA is defined as:
Therefore, the efficiency of this PA can be derived as:
The theoretical efficiency of the Class AB PA is about the efficiency of Class A (50%) and Class B 
where r on is the on-resistance of the switching transistor. For Class F PA, the output circuit controls the harmonic components of the voltage or current. If all harmonic 5 components are considered, the theoretical DC power conversion efficiency would be 100%. In practical 6 approach, the designs are restricted to 3 rd harmonic termination which restrains the theoretical maximum 7 efficiency of the PA up to 75%. However, the practical efficiency achieved in CMOS Class F PA is 56% [11].
8 Figure 3 delineates the typical structure of a CMOS Class F PA with 3 rd harmonic termination provided by 9 L2 and C3. C4 and L3 is the parallel resonant circuit. By considering only the 3 rd component, the power 
The DC power consumed is given by: combined transformer shows 50% improvement in efficiency with increasing primary windings as compared to 10 series-combined transformer. Figure 4 and Figure 5 depicts the transformer combination structures. In series combination, the secondary coils of n transformers are connected in series configuration which 2 results in voltage addition at the secondary side and thus produces more output power. At each amplifier, the 3 impedance seen is n times higher than that of directly connected to the load. This benefits the driver design 4 and reduces the layout parasitics from the primary side. A symmetrical physical layout must be obtained to 5 alleviate maximum output power and efficiency [13] . 6 The first implementation of an integrated CMOS PA with on-chip input and output matching was interweaving the multiple primary loops. An efficient power combining method has been produced monolithically 14 by increasing the voltage and current of the secondary loop.
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A 1:1 transformers were utilized in series combination to combine the output of several amplifiers [17] . It 16 can also be used for power control since each transformer can be switched off independently. As presented by A. Furthermore, the interleaved transformer structure produces better performance in terms of efficiency as 23 compared to a 1:1 planar transformers as reported by A.R. Belabad et al. (2013) in [20] . The interleaved 24 structure reduces the self-inductance and the quality factor while increases the coupling coefficient of the 25 transformer which is suitable for transferring current. An enhanced efficiency is contributed by the high coupling 26 coefficient and low parasitic impedance characteristics of the interleaved structure. As shown in the schematic 27 in Figure 6 , the interleaved transformer consists of 2 input ports (P1, P2) and 1 output port (P3). The output 28 port of the transformer is connected to the load and the input ports of the transformer are connected to the 29 drain of the PA. The transformer efficiency was ameliorated by interleaved method compared to 1:1 transformer 30 method. Figure 7 depicts the layout structure of the interleaved transformer. In addition, CMOS PAs with autotransformers were proposed in order to enhance the efficiency in a com- The Doherty power amplifier (DPA) consists of a carrier and a peaking amplifier. The backed-off efficiency of 12 the amplifier is enhanced by varying the load impedance. This can be achieved by utilizing a current source at 13 the output terminal. The concept of Doherty PA is illustrated in Figure 9 [24].
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Main Aux RL Figure 9 . The concept of Doherty PA. 14 Referring to Figure 9 , "Aux" is the auxiliary amplifier while "Main" denotes the main amplifier. When 15 the auxiliary amplifier is idle, the main amplifier will see a load resistance of R L . Meanwhile, when the auxiliary 16 amplifier is on and produces current I aux , the main amplifier sees load impedance as given in (12). From (12), it 17 can be comprehended that the source current (I aux ) of the auxiliary amplifier can be changed to vary the load 18 impedance of the main amplifier to enhance the backed-off efficiency. The Doherty PA has its simplicity since no complex circuitry is reacting to the input signal as compared 9 to envelope tracking method. Also, lumped and distributed impedance inverters are possible to be implemented.
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Both the impedance inverter and the power splitter as well as the delay compensation can be implemented by 11 utilizing the lumped and distributed approaches. However, the presence of the power splitter and combiner 12 contributes to the increased losses in RF path. Moreover, the RF paths required to be synchronized with high 13 precision where the main and auxiliary RF path delays must be equivalent for high efficiency. It also consumes 14 large chip area since the architecture uses a power splitter at the input and a power combiner at the output. The
15
DPA is only suitable for narrowband applications due to the nature of the λ /4 microstrip impedance inverter 16 which has limited bandwidth. Initially, for ETPA the maximum linear output power is achieved by matching the load resistance of the 1 PA. When the output power is gradually decreased, the supply voltage also reduces with respect to the drive 2 voltage. As a result, the back-off efficiency is improved. A dynamic stacked CMOS PA is designed by J. L. Referring to Figure 12 , the PA has a differential common source structure and a deep Class AB operation 13 biasing in order to achieve high efficiency. External passive components and a 1:1 transformer is utilized to 14 achieve proper load match as well as to realize a differential to single-ended conversion. For both PA stages, 15 the second harmonics are terminated using series resonance between the bond wire and a capacitor (C1, C2) at 16 the drain terminal to improve the efficiency.
17
For ETPA, various envelope detection methods using analog domain and digital signal processor can be 18 implemented. Different architecture variations such as linear, switching, and adaptive biasing techniques can be 19 chosen by the designers for the ETPA regulator. Albeit, highly precised synchronization between the PA and 20 the regulator is required. The RF path and the regulator must be in-phase, as the supply voltage must follow 21 the envelope in order to attain maximum efficiency. In addition, utilization of switching regulators generates 22 noise in the supply rail of the PA and at the same time limits its operating bandwidth. Thus ETPA is suitable 1 for narrowband applications such as the LTE Band 1 which has 60 MHz bandwidth. In out-phasing PA, the signal with amplitude modulation is represented as the vector sum of two constant 4 envelope phase-modulated signals. By modulating differential phase with the input signal amplitude held 5 constant, an enhanced efficiency is achieved. In out-phasing technique using non-linear components (LINC), 6 the amplitude modulation is achieved by combining the outputs of two PAs which are supplied with constant 7 envelope phase modulated signals [34] [35] [36] [37] [38] . The structure of the out-phasing and its principle of operation are 8 depicted in Figure 13 . The amplitude and phase modulated signal in (13) can be separated into 2 constant 9 amplitude phase modulated signals (S 1 (t) and S 2 (t)) as defined in (14) and (15): S out (t) = A(t)cos(ω c t + φ(t)) (13)
where S out (t) = S 1 (t) + S 2 (t), A(t) is the time dependent amplitude and φ (t) is the time dependent phase of 13 the original signal S(t), ω c is angular frequency of the carrier, A max is the maximum value of A(t), and the 14 outphasing angle θ (t) is defined as:
As S 1 (t) and S 2 (t) are constant envelope phase modulated signals, the amplification can be done by using 16 non-linear switch mode PA that have high efficiencies. A combiner circuit is utilized to combine the outputs 17 of the PA in order to obtain S out (t), which is the amplified original signal S(t). The block diagram of the 18 out-phasing PA architecture is presented in Figure 14 . A RFDAC-based out-phasing PA with an integrated is analogized and tabulated. Each of the different topologies has its own advantages and disadvantages. As 23 reviewed in this paper, lots of exertions have been done in the past decade towards enhancing the energy 24 efficiency of CMOS based PAs via circuit and architecture innovations. Further progress is still needed to be 25 achieved as technology scaling tends to make the design of CMOS PAs even more exigent. Hence, it is expected 26 that this field of study will assist to conserve energy for the betterment of future generation innovation of PAs. 
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